Tech Papers
3D-IC System Verification Methodology: Solutions and Challenges
Mentor Graphics
Mentor Graphics Technical Library
January 2012
Tell us What You Think
We want to know what you thought about this Technical Paper. Let us know by adding a comment.
A verification methodology for 3D-ICs is presented, including connectivity checking and parasitic extraction. An example was given to illustrate a true 3D-IC stack verification using a GDS based flow. The new challenges were presented and the development efforts to respond to those challenges were identified.
Note: By clicking on the above link, this paper will be emailed to your EE Times log-in address by Mentor Graphics.
Note: By clicking on the above link, this paper will be emailed to your EE Times log-in address by Mentor Graphics.
Rate this Content
|
|
|
|
|
Navigate to related information
